This paper investigates the random dopant fluctuation of multi-gate metal-oxide-semiconductor field-effect transistors (MOSFETs) using analytical solutions of three-dimensional (3D) Poisson's equation verified with device simulation. Especially, we analyze the impact of aspect ratio on the random dopant fluctuation in multi-gate devices. Our study indicates that with a given total width, lightly doped fin-type FET (FinFET) shows the smallest threshold voltage (V th ) dispersion because of its smaller V th sensitivity to the channel doping. For heavily doped devices, quasi-planar shows smaller V th dispersion because of its larger volume. The V th dispersion caused by random dopant fluctuation may still be significant in the lightly doped channel, especially for tri-gate and quasi-planar devices.
Introduction
Due to its better gate control, multi-gate structure is an important candidate for complementary metal-oxide-semiconductor (CMOS) scaling. [1] [2] [3] Dependent on the aspect ratio (AR), fin-type field-effect transistor (FinFET) (AR > 1), tri-gate (AR ¼ 1) and quasi-planar (AR < 1) devices are typical options in the multi-gate device design. Whether there is an optimum choice among the three options merits investigation.
With the scaling of device geometry, random dopant fluctuation has become a crucial issue to device design. Although Thean et al. 4) have examined the threshold voltage (V th ) variations of doped and undoped FinFET devices experimentally, a detailed analysis of the random dopant fluctuation in multi-gate MOSFETs has rarely been seen. In this work, we compare the V th dispersion caused by random dopant fluctuation for FinFET, tri-gate and quasiplanar devices with both heavily doped and lightly doped channels using analytical solution of three-dimensional (3-D) Poisson's equation. Through our theoretical model, the impact of device aspect ratio on the random dopant fluctuation in multi-gate MOSFETs is examined. This paper is organized as follows. In §2, we derive an analytical potential distribution for a generic multi-gate device structure. The threshold voltage can then be determined based on the potential solution. In §3, we investigate the V th variation caused by random dopant fluctuation for multi-gate devices with various aspect ratio based on our theoretical calculation. The conclusion will be drawn in §4.
Potential Solution and V th Calculation
An analytical potential solution is crucial to the derivation of device subthreshold characteristics such as V th . Figure 1(a) shows the schematic sketch of a multi-gate silicon-on-insulator (SOI) structure. The Si-fin body covered by gate insulator is a cuboid with six faces, and each face is connected to a voltage bias. In the subthreshold regime, the Si-fin body is fully depleted with negligible mobile carriers. Therefore, the potential distribution, ðx; y; zÞ, satisfies the Poisson's equation: 
where N a is the doping concentration of the Si-fin. The required boundary conditions can be described as ð0; y; zÞ 
In solving the 2-D and 3-D sub-problems, approximation was made to avoid the numerical iteration required in finding the eigenvalues 5) and to simplify the solution form. The boundary conditions [eqs. (2a)-(2d)] are simplified by converting the gate dielectric thickness to (" si =" i ) times and replacing the gate dielectric region with an equivalent Si region.
6) The electric field discontinuity across the gate dielectric and Si-fin interface can thus be eliminated. In other words, the Si-fin body and the gate dielectric region are treated as a homogeneous silicon cuboid with an effective width W eff and an effective height H eff given by eqs. (4) and (5), respectively.
The 2-D solution 2 can be obtained using the method of separation of variables:
where
Similarly, the 3-D solution 3 can also be obtained and expressed as
½e m;n sinhðk y yÞ þ e 0 m;n sinhðk y ðL eff À yÞÞ sin
m À 1Þ
Our potential solution has been verified by 3-D device simulation. 7) Figures 2(a) and 2(b) compare the derived channel potential distribution with device simulation for heavily doped and lightly doped devices, respectively. Note that a smaller equivalent oxide thickness (EOT) is used in the lightly-doped case to sustain the electrostatic integrity.
3) It can be seen that our model shows satisfactory accuracy.
After deriving the channel potential solution, the subthreshold current can be calculated by
where ðx; y min ; zÞ is the minimum potential (i.e., the highest barrier for carrier flow) along the y (channel length) direction. 9) For devices biased in the linear region, the minimum potential occurs at y min ¼ L eff =2 because of the nearly symmetrical potential distribution along the channel. We define the V th as the gate voltage at which the calculated subthreshold current I DS ¼ 300nA Â W total =L eff , 10) where W total ¼ 2H fin þ W fin is the total width of the multi-gate device.
Compared with the computer-aided-design for semiconductor manufacturing technology (TCAD) device simulation, our methodology shows higher efficiency in determining the V th of a multi-gate device. The central processing unit (CPU) time needed for a single V th using TCAD simulation is about tens of minutes, while in our calculation only several seconds is needed. More importantly, this theoretical framework provides more scalable and predictive results than experimental or TCAD simulation does. 
V th Dispersion Caused by Random Dopant Fluctuation
We have derived the 3-D analytical potential solution for multi-gate MOSFETs with uniformly doped channel. Although the actual 3-D charge distribution is not uniform, we can incorporate the dopant number fluctuation in our theoretical framework to assess the feasibility of various multi-gate device designs. The dopant number in the channel has been found to follow Poisson distribution 13) and the V th distribution caused by random dopant fluctuation can be approximated as Gaussian distribution. [13] [14] [15] With MOSFET scaling, the V th distribution gradually changes its shape from the Gaussian to a Poisson-like distribution. 15) To assess the V th variation of multi-gate devices caused by dopant number fluctuation, in this work, we assume that the dopant number in the channel follows Poisson distribution 11, 15) and the standard deviation () of the dopant number is n a 1=2 , where n a is the average dopant number in the Si-body. The V th variation for dopant number fluctuation can then be calculated as ÁV th ¼ jV th ðþ3Þ À V th ðÀ3Þj=2.
To compare the multi-gate devices with various aspect ratio (AR ¼ H fin =W fin ), we focus on the FinFET (AR ¼ 2), tri-gate (AR ¼ 1), and quasi-planar (AR ¼ 0:5) structures (Fig. 3) . The total width (W total ¼ 2H fin þ W fin ) of various AR devices are all equal to 75 nm to make fair comparison. Besides heavily doped devices, we also examined the impact of random dopant fluctuation on the V th dispersion of lightly doped devices. For heavily doped devices, the channel doping is equal to 6 Â 10 18 cm À3 . For lightly doped channel the channel doping is 1 Â 10 17 cm À3 . Note that gate oxide (t ox ¼ 1 nm) is used for heavily doped devices, while high-k dielectric (t HfO 2 ¼ 2 nm and the dielectric constant of HfO 2 is 25) is used for lightly doped ones to sustain the device electrostatics.
3) Figure 4 shows the AR dependence of ÁV th caused by random dopant fluctuation, and the results are verified with device simulation. 7) For heavily doped channel, the ÁV th increases with AR, and the minimum ÁV th occurs at AR ¼ 0:5, i.e., quasi-planar device. This is because for a given total width, the devices with AR ¼ 0:5 possess the largest channel volume (Fig. 5) . Since
where V is the channel volume, the devices with larger channel volume show smaller ÁV th . In addition to channel volume, eq. (9) demonstrates that the V th sensitivity to the channel doping (dV th =dN a ) may also determine the ÁV th . Figure 6 shows the channel doping dependence of V th for devices with heavily doped channel. It can be seen that FinFET, tri-gate and quasi-planar devices show similar V th sensitivity. Therefore, for heavily doped channel, quasiplanar device shows better immunity to random dopant fluctuation than FinFET and tri-gate because of its larger channel volume. Figure 7 shows that for lightly doped channel, the ÁV th increases as AR decreases. This is because for lightly doped channel, devices with different AR show different V th sensitivity to channel doping (Fig. 8) . For lightly doped channel, FinFET shows the smallest V th sensitivity to channel doping because of its narrower W fin for a given total width. In other words, W fin scaling enhances the gate control and reduces the V th dependence on the channel doping. Therefore, FinFET shows the best immunity to dopant fluctuation for lightly doped channel.
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Quasi-planar (c) To assess the impact of random dopant fluctuation on the overall V th variation, we have calculated the proportion of V th dispersion due to random dopant fluctuation to the overall V th variation (Fig. 9) . The ÁV th caused by L eff variation (ÁV th;L eff ), W fin variation (ÁV th;W fin ), H fin variation (ÁV th;H fin ) and random dopant fluctuation (ÁV th;RDF ) are considered in our calculation. We assume that the 3 process variations of these device parameters are AE10% of their nominal values, and the V th variation is defined as ÁV th ¼ jV th ðþ10%Þ À V th ðÀ10%Þj=2.
11) The overall V th variation is defined as ÁV Figure 9 (a) shows that for heavily doped channel, random dopant fluctuation dominates the overall V th dispersion and the quasi-planar device shows better immunity than devices with other aspect ratio to dopant fluctuation. Our theoretical result is consistent with the experimental data from Thean et al., 4) who showed that for doped channel, the V th of the devices with smaller volume is larger than that of the devices with larger volume. Although lightly doped channel has been suggested 12) to suppress the V th variation caused by dopant fluctuation, Fig. 9(b) shows that the V th variation caused by dopant fluctuation is still significant for lightly-doped tri-gate and quasi-Planar devices. The impact of random dopant fluctuation may still be an issue to the V th dispersion of lightly doped channel unless devices with good electrostatic integrity such as FinFET are used.
Conclusions
We have investigated the 
